



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/966,095	10/01/2001	Francois Balay	Balay 2-1	4702
75	90 06/02/2005		EXAM	INER
MANELLI DENISON & SELTER PLLC		DANG, KHANH		
7th Floor 2000 M Street, N.W.		ART UNIT	PAPER NUMBER	
Washington, DC 20036-3307		2111		

DATE MAILED: 06/02/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)		
	09/966,095	BALAY ET AL.		
Office Action Summary	Examiner	Art Unit		
	Khanh Dang	2111		
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	correspondence address		
A SHORTENED STATUTORY PERIOD FOR REPL' THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.1: after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period v - Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be ting within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	nely filed s will be considered timely. I the mailing date of this communication. D (35 U.S.C. § 133).		
Status				
1) Responsive to communication(s) filed on 11 A	oril 2005.			
	action is non-final.			
3) Since this application is in condition for allowar	nce except for formal matters, pro	osecution as to the merits is		
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 4	53 O.G. 213.		
Disposition of Claims		•		
4) Claim(s) 1-3,5-8,10-12,14-17,19-21 and 23-26	is/are pending in the application.			
4a) Of the above claim(s) is/are withdraw				
5) Claim(s) is/are allowed.		•		
6) Claim(s) 1-3, 5-8, 10-12, 14-17, 19-21, and 23	-26 is/are rejected.			
7) Claim(s) is/are objected to.				
8) Claim(s) are subject to restriction and/o	r election requirement.			
Application Papers				
9) The specification is objected to by the Examine	r.			
10)☐ The drawing(s) filed on is/are: a)☐ acc		Examiner.		
Applicant may not request that any objection to the				
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).				
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.				
Priority under 35 U.S.C. § 119				
12) Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. § 119(a))-(d) or (f).		
a) All b) Some * c) None of:				
1. Certified copies of the priority documents have been received.				
2. Certified copies of the priority documents have been received in Application No				
3. Copies of the certified copies of the priority documents have been received in this National Stage				
application from the International Bureau (PCT Rule 17.2(a)).				
* See the attached detailed Office action for a list	of the certified copies not receive	ed.		
Attachment(s)	🗂 <u>-</u>	(070,440)		
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) ∭ Interview Summary Paper No(s)/Mail D			
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)		Patent Application (PTO-152)		
Paper No(s)/Mail Date	6)			
U.S. Patent and Trademark Office PTOL-326 (Rev. 1-04) Office Ac	etion Summary Pa	art of Paper No./Mail Date 20050527		

Art Unit: 2111

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-3, 6, 8, 10-12, 15, 17, 19-21, 24, and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tal.

With regard to claim 1, Tal discloses a system for interconnecting two or more computer bus architectures (shown generally at Fig. 8, for example), comprising: a first bus segment (segment 802, column 6, lines 43-64, for example) to transmit data information, a first half bridge circuit (700, shown at Fig. 7, on segment 802 side) connected to said first bus segment (segment 802, column 6, lines 43-64, for example), said first half bridge circuit (700, shown at Fig. 7, on segment 802 side) comprising a first DMA circuit (704, Fig. 7); a second bus segment (segment 804, column 6, lines 43-64, for example) to transmit data information; a second half bridge circuit (700, shown at Fig. 7, on segment 804 side) connected to said first half bridge circuit (700, shown at Fig. 7, on segment 802 side), said second half bridge circuit (700, shown at Fig. 7, on segment 804 side) comprising a second DMA circuit (704, Fig. 7) and transferring data information between said first bus segment (segment 802, column 6, lines 43-64, for

Art Unit: 2111

example), and said second bus segment (segment 804, column 6, lines 43-64, for example).

With regard to claim 2, it is clear that segment 802 is a PCI architecture bus.

With regard to claim 3, it is clear that segment 804 is a PCI architecture bus.

With regard to claim 6, the first bus segment operates at a substantially same bus frequency as a bus frequency of said second bus segment (see column 4, line 61 to column 5, line 5; column 6, lines 18-27).

With regard to claim 8, the first half bridge circuit and said second half bridge circuit recover a clock signal from, respectively said first bus segment and said second bus segment (see at least column 6, lines 52-64).

With regard to claims 10-12, 15, and 17, it is clear that one using the system of Tai would have performed the same steps set forth in claims 10-12, 15, and 17. See discussion above.

With regard to claims 19-21, 24, and 26, see discussion above regarding claims 1-3, 6, and 8.

Tal further disclose that the serial channel is built out of 4 full duplex pairs, each providing 622 mbps of bandwidth. Current cPCI technology enables an eight-segment cPCI bus to operate 64 bit at 33 MHz which is a bandwidth of 2 Gbit/s. Subsequently, the PCI front end of the serializer must sustain this bandwidth and operate at either 64 bit/33 MHz or a more efficient PCI Local bus topology of 32 bit/66 MHz.

Art Unit: 2111

However, Tal does not disclose that the serial channel comprising 4 full duplex pair can be changed or "scalable" depending on a bandwidth needed for a particular application. Note that the originally filed specification states that "[d]epending on the bandwidth needed for the particular application, more or less high speed full duplex serial lines could be used to arrive at the desired bandwidth."

It would have been obvious to one of ordinary skill in the art at the time the invention was made to employ any particular number of duplex serial lines depending on a bandwidth requirement for a particular application, since using a particular number of duplex serial lines (depending on a bandwidth requirement for a particular application) is clearly a matter of design choice; and only involves ordinary skill in the art.

Claims 5, 14, and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tai, as applied to claims 1-3, 6, 8, 10-12, 15, 17, 19-21, 24, and 26 above, and further in view of the following.

Tai, as discussed above, discloses the claimed invention. Tai does not disclose that the bus operating frequencies of PCI bus segment (802) and PCI bus segment (804) may be different. However, the use of two PCI buses having different frequencies is old and well-known as evidenced by at least Lange et al. It would have been obvious to one of ordinary skill in the art at the time the invention was made to use two PCI buses having different frequencies, since the Examiner takes Official Notice that the use

Art Unit: 2111

of two PCI buses having different frequencies is old and well-known as evidenced by at least Lange et al, and providing Tai with two PCI buses having different frequencies only involves ordinary skill in the art.

Claims 7, 16, and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tai, as applied to claims 1-3, 6, 8, 10-12, 15, 17, 19-21, 24, and 26 above, and further in view of the following.

Tai, as discussed above, discloses the claimed invention. Tai does not disclose the use of 'field programmable" or FPSC for the PCI half bridges (700, Fig. 7). However, the use FPSC for PCI half bridge is old and well-known as evidenced by the acknowledged prior art, Lattice Semiconductor Corp., and Lucent Technologies (previously cited under "relevant art"). It would have been obvious to one of ordinary skill in the art at the time the invention was made to use FPSC for PCI half bridge, since the Examiner takes Official Notice that the use of FPSC for PCI half bridge is old and well-known as evidenced by the acknowledged prior art, Lattice Semiconductor Corp., and Lucent Technologies (previously cited under "relevant art"), and using FPSC for PCI bridges of Tai only involves ordinary skill in the art.

Claims 1-3, 6, 8, 10-12, 15,17, 19-21, 24, and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura.

With regard to claims 1-3, Nakamura discloses a system for interconnecting two or more computer bus architectures, comprising: a first bus segment (PCI primary 2) to

transmit data information; a first half bridge circuit (15) connected to the first bus segment (2); a second bus segment (PCI secondary 4) to transmit data information; a second half bridge circuit (35) connected to the first half bridge circuit (15) and the second bus segment (4) for transferring data information between the first half bridge circuit (15) and the second bus segment (4). Further, in Nakamura, the backplane defining the serial transfer path (300) is readable as a so-called "common back plane." With regard to claim 6, in Nakamura, the PCI clock signals 1 and 2 have the same frequency and are generated by independent clock signal oscillators. With regard to claim 8, in Nakamura, the bus interface of the first half bridge circuit (15) and the bus interface of the second half bridge circuit (35) recover a clock signal from, respectively the first bus segment (2) and the second bus segment (4). See at least claims 1 and 14. With regard to claims 10-12, 15, 17, and 18, it is clear that one using the system of Nakamura would have performed the same steps set forth in claims 10-13, 15, 17, and 18. With regard to claims 19-21, 24, and 26, see explanation above regarding to claims 1-3, 6, and 8.

Page 6

However, Nakamura does not disclose that the signal lines (LV signal lines, for example) in serial channel (300) can be changed or "scalable" depending on a bandwidth needed for a particular application. Note that the originally filed specification states that "[d]epending on the bandwidth needed for the particular application, more or less high speed full duplex serial lines could be used to arrive at the desired bandwidth."

Art Unit: 2111

It would have been obvious to one of ordinary skill in the art at the time the invention was made to employ any particular number of duplex serial lines depending on a bandwidth requirement for a particular application, since using a particular number of duplex serial lines (depending on a bandwidth requirement for a particular application) is clearly a matter of design choice; and only involves ordinary skill in the art.

Claims 5, 14, and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura, as applied to claims 1-3, 6, 8, 10-12, 15,17, 19-21, 24, and 26 above, and further in view of the following.

Nakamura, as discussed above, discloses the claimed invention. Nakamura does not disclose that the bus operating frequencies of PCI bus (2) and PCI bus (4) may be different. However, the use of two PCI buses having different frequencies is old and well-known evidenced by at least Lange et al. It would have been obvious to one of ordinary skill in the art at the time the invention was made to use two PCI buses having different frequencies, since the Examiner takes Official Notice that the use of two PCI buses having different frequencies is old and well-known, and providing Nakamura with two PCI buses having different frequencies only involves ordinary skill in the art.

Claims 7, 16, and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura, as applied to claims 1-3, 6, 8, 10-12, 15,17, 19-21, 24, and 26 above, and further in view of the following.

Art Unit: 2111

Nakamura, as discussed above, discloses the claimed invention. Nakamura does not disclose the use of 'field programmable" or FPSC for the PCI half bridges (15) and (35). However, the use FPSC for PCI half bridge is old and well-known evidenced by the acknowledged prior art, Lattice Semiconductor Corp., and Lucent Technologies (previously cited under "relevant art"). It would have been obvious to one of ordinary skill in the art at the time the invention was made to use FPSC for PCI half bridge, since the Examiner takes Official Notice that the use of FPSC for PCI half bridge is old and well-known, and using FPSC for PCI bridges of Nakamura only involves ordinary skill in the art.

Claims 1-3, 10-12, 14, 19-21, and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lange et al.

With regard to claims 1-3, Lange discloses a system for interconnecting two or more computer bus architectures, comprising: a first bus segment (primary PCI 12) to transmit data information; a first half bridge circuit (126) connected to the first bus segment (12); a second bus segment (secondary PCI 14) to transmit data information; a second half bridge circuit (127) connected to the first half bridge circuit (126) and the second bus segment (14) for transferring data information between the first half bridge circuit (126) and the second bus segment (14). With regard to claims 10-12, 14, 18, it is clear that one using the system of Lange would have performed the same steps set forth in claims 10-14 and 18. With regard to claims 19-21, and 23, see explanation above regarding to claims 1-3. In addition, Lange et al. also discloses that the first half

Art Unit: 2111

bridge segment (12) and the second half bridge segment (14) communicate with a high speed serial line protocol (see at least col. 5, lines 49-51). Note that the serial line protocol includes a plurality of signal lines, see at least Fig. 2.

However, Lange does not disclose that the signal lines (provided by serial line protocol, see at least Fig. 2, for example) can be changed or "scalable" depending on a bandwidth needed for a particular application. Note that the originally filed specification states that "[d]epending on the bandwidth needed for the particular application, more or less high speed full duplex serial lines could be used to arrive at the desired bandwidth."

It would have been obvious to one of ordinary skill in the art at the time the invention was made to employ any particular number of duplex serial lines depending on a bandwidth requirement for a particular application, since using a particular number of duplex serial lines (depending on a bandwidth requirement for a particular application) is clearly a matter of design choice; and only involves ordinary skill in the art.

Claims 6, 15, and 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lange et al., as applied to claims 1-3, 10-12, 14, 19-21, and 23, and further in view of the following.

Lange et al., as discussed above, discloses the claimed invention. Lange et al. does not disclose that the bus operating frequencies of PCI bus (2) and PCI bus (4) may be substantially the same. However, the use of two PCI buses having substantially

Art Unit: 2111

same frequencies is old and well-known as evidenced by at least Tai and Nakamura. It would have been obvious to one of ordinary skill in the art at the time the invention was made to use two PCI buses having substantially same frequencies, since the Examiner takes Official Notice that the use of two PCI buses having substantially same frequencies is old and well-known as evidenced by at least Tai and Nakamura; and providing Lange et al. with two PCI buses having substantially same frequencies only involves ordinary skill in the art.

Claims 7, 16, and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lange et al., as applied to claims 1-3, 10-12, 14, 19-21, and 23, and further in view of the following.

Lange et al., as discussed above, discloses the claimed invention. Lange et al. does not disclose the use of 'field programmable' or FPSC for the PCI half bridges (15) and (35). However, the use FPSC for PCI half bridge is old and well-known as evidenced by the acknowledged prior art, Lattice Semiconductor Corp., and Lucent Technologies (previously cited under "relevant art"). It would have been obvious to one of ordinary skill in the art at the time the invention was made to use FPSC for PCI half bridge, since the Examiner takes Official Notice that the use of FPSC for PCI half bridge is old and well-known, and using FPSC for PCI bridges of Lange et al. only involves ordinary skill in the art.

Response to Arguments

Applicants' arguments filed 4/11/2005 have been fully considered but they are not persuasive.

At the outset, Applicants are reminded that claims subject to examination will be given their broadest reasonable interpretation consistent with the specification. *In re Morris, 127 F.3d 1048, 1054-55 (Fed. Cir. 1997).* In fact, the "examiner has the duty of police claim language by giving it the broadest reasonable interpretation." *Springs Window Fashions LP v. Novo Industries, L.P.,* 65 USPQ2d 1862, 1830, (Fed. Cir. 2003). Applicants are also reminded that claimed subject matter not the specification, is the measure of the invention. Disclosure contained in the specification cannot be read into the claims for the purpose of avoiding the prior art. *In re Sporck*, 55 CCPA 743, 386 F.2d, 155 USPQ 687 (1986).

With this in mind, the discussion will focus on how the terms and relationships thereof in the claims are met by the references. Response to any limitations that are not in the claims or any arguments that are irrelevant and/or do not relate to any specific claim language will not be warranted.

The Tal 103 Rejection:

Applicants' arguments filed 4/11/2005 regarding the <u>newly added limitations</u> to the claims have been fully considered but are moot in view of the above new grounds of rejections. See also discussion above.

Art Unit: 2111

With regard to claims 5, 14, and 23, Applicants argue that Lange (secondary reference) does not disclose connecting PCI buses having different frequencies.

Contrary to Applicants' argument, Lange clearly discloses that the bridge (PCI bridge connected to PCI buses according to PCI specification) can have a bus width of either 32 bits or 64 bits. See at least column 3, lines 54-60. According to the PCI specification, PCI is operated at 33 MHz using a 32-bit-wide path; and the speed can be increased from 33 MHz to 66 MHz and the bit count can be doubled to 64. Currently, PCI-X provides for 64-bit transfers at a speed of 133 MHz.

Bus Type	Bus Width	Bus Speed	MB/sec
ISA	16 bits	8 MHz	16 MBps
ÉISA	32 bits	8 MHz	32 MBps
VL-bus	32 bits	25 MHz	100 MBps
VL-bus	32 bits	33 MHz	132 MBps
PCI	32 bits	33 MHz	132 MBps
PCI	64 bits	33 MHz	264 MBps
PCI	64 bits	66 MHz	512 MBps
PCI	64 bits	133 MHz	1 GBps

From the table above, it is clear that the buses can be operated under different speed, either 33 Mhz or 66 Mhz.

With regard to claims 7, 16, and 25, Applicants request the Examiner "to support the allegation that the [FPSC] is old and well-known. However, documents, supporting the fact that the use of FPSC in bridge, are already supported. See Lucent Technologies and Lattice Semiconductor Corp, previously cited.

Art Unit: 2111

The Nakamura 103 Rejection:

Applicants' arguments filed 4/11/2005 regarding the <u>newly added limitations</u> to the claims have been fully considered but are moot in view of the above new grounds of rejections. See also discussion above.

With regard to claims 5, 14, and 23, Applicants argue that Lange (secondary reference) does not disclose connecting PCI buses having different frequencies. Contrary to Applicants' argument, Lange clearly discloses that the bridge (PCI bridge connected to PCI buses according to PCI specification) can have a bus width of either 32 bits or 64 bits. See at least column 3, lines 54-60. According to the PCI specification, PCI is operated at 33 MHz using a 32-bit-wide path; and the speed can be increased from 33 MHz to 66 MHz and the bit count can be doubled to 64. Currently, PCI-X provides for 64-bit transfers at a speed of 133 MHz.

Bus Type	Bus Width	Bus Speed	MB/sec
ISA	16 bits	8 MHz	16 MBps
EISA	32 bits	8 MHz	32 MBps
VL-bus	32 bits	25 MHz	100 MBps
VL-bus	32 bits	33 MHz	132 MBps
PCI	32 bits	33 MHz	132 MBps
PCI	64 bits	33 MHż	264 MBps
PCI	64 bits	66 MHz	512 MBps
PCI	64 bits	133 MHz	1 GBps

From the table above, it is clear that the buses can be operated under different speed, either 33 Mhz or 66 Mhz.

Application/Control Number: 09/966,095 Page 14

Art Unit: 2111

With regard to claims 7, 16, and 25, Applicants request the Examiner "to support the allegation that the [FPSC] is old and well-known. However, documents, supporting the fact that the use of FPSC in bridge, are already supported. See Lucent Technologies and Lattice Semiconductor Corp, previously cited.

The Lange 103 Rejection:

Applicants' arguments filed 4/11/2005 regarding the <u>newly added limitations</u> to the claims have been fully considered but are moot in view of the above new grounds of rejections. See also discussion above.

With regard to claims 5, 14, and 23, Applicants argue that Lange (secondary reference) does not disclose connecting PCI buses having different frequencies.

Contrary to Applicants' argument, Lange clearly discloses that the bridge (PCI bridge connected to PCI buses according to PCI specification) can have a bus width of either 32 bits or 64 bits. See at least column 3, lines 54-60. According to the PCI specification, PCI is operated at 33 MHz using a 32-bit-wide path; and the speed can be increased from 33 MHz to 66 MHz and the bit count can be doubled to 64. Currently, PCI-X provides for 64-bit transfers at a speed of 133 MHz.

Art Unit: 2111

Bus Type	Bus Width	Bus Speed	MB/sec
ISA	16 bits	8 MHz	16 MBps
EISA	32 bits	8 MHz	32 MBps
VL-bus	32 bits	25 MHz	100 MBps
VL-bus	32 bits	33 MHz	132 MBps
PCI	32 bits	33 MHz	132 MBps
PCI	64 bits	33 MHz	264 MBps
PCI	64 bits	66 MHz	512 MBps
PCI	64 bits	133 MHz	1 GBps

From the table above, it is clear that the buses can be operated under different speed, either 33 Mhz or 66 Mhz.

With regard to claims 7, 16, and 25, Applicants request the Examiner "to support the allegation that the [FPSC] is old and well-known. However, documents, supporting the fact that the use of FPSC in bridge, are already supported. See Lucent Technologies and Lattice Semiconductor Corp, previously cited.

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not

than SIX MONTHS from the date of this final action.

Art Unit: 2111

mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later

Any inquiry concerning this communication should be directed to Khanh Dang at telephone number 571-272-3626.

Khanh Dang Primary Examiner

Knaus Down

Page 16